The problem of controlling multiphase synchronous buck power converters is considered. The aim is to regulate the output voltage of the converter and to ensure an adequate current sharing between its different channels. The control law is designed from the large-signal bilinear model (of the whole multichannels converter) using the backstepping technique. The obtained regulator is shown to meet its objectives namely an asymptotic stability of the closed-loop system, a tight output voltage regulation, an adequate current sharing and a good estimation of load resistor.
INTRODUCTION
The rapid evolution in microprocessor technology poses new challenges for supplying power to these devices. The evolution began when the high-performance Pentium processor was created; this is driven by a non-standard, lessthan-5-V power supply, instead of drawing its power from the 5V supply on the motherboard. In order to meet demands for faster and more efficient data processing, modern microprocessors are being designed with lower voltage implementations. The processor voltage supply in future generation processors will decrease below 1V. More devices will be packed on a single processor chip, and processors will operate at higher frequencies, beyond 3GHz. Therefore, microprocessors need aggressive power management. Future generation processors are expected to draw current up to 100 A. These demands, in turn, will necessitate special power supplies and Voltage Regulator Modules (VRMs) to provide lower voltages with higher currents and fast transient capabilities for microprocessors.
Meanwhile, as the speed of the processors increases, the dynamic loading of the VRMs significantly increase as well. Future microprocessors are expected to exhibit higher current slew rates of 5A/ns. These slew rates represent a severe problem for the large load changes that occur when the systems transfer from the sleep mode to the active mode, and vice versa. In this case, the parasitic impedance of the power supply connection to the load and the ESR and ESL of capacitors may cause a dramatic effect on VRM voltage (Zhang et al., 1996) . If this impedance is not low enough, the supply voltage may fall out of the required range during the transient period. Moreover, the total voltage tolerance will be much tighter. Indeed, as the tolerance is 2% then, for a 1.1 V VRM output, the voltage deviation can only be ± 33 mV. All these requirements pose serious design challenges.
Parallel connection of switching converters is an interesting technique both from practical and fundamental viewpoints (Chang et al., 1995 , Perreault et al., 1997 . The fact that that the converters share the output current is suitable for lower voltages with higher current capabilities in the next generation of microprocessors (Zhou et al., 2000 , Panov et al., 2001 ). The sharing is also effective to improve reliability and fault tolerance. It also ensures the reduction of the output current ripple. This is convenient because it allows the reduction of the size and losses of the filtering stages. Finally, current sharing reduces the switching and conduction losses and electromagnetic interference (EMI).
Interleaved buck converters (IBC) are widely used in the personal computer industry in VRM applications to power central processing units, CPUs. This topology is widely used due to the reduced input and output capacitor ripple current that is gained by interleaving the converters as compared to a single buck power stage. The reduction in input and output capacitor RMS currents makes it possible to reduce the input and output capacitor banks needed for the design.
The parallel mode operation of dc-dc converters has been carried out using different control schemes (Luo et al., 1999 , Balogh, 2002 , Huang et al., 2003 , Berbel et al., 2005 , Saito et al., 2005 , Abu-Qahouq et al., 2004 . These seek a satisfactory output voltage regulation and load sharing.
The present paper focuses on the problem of controlling interleaved synchronous PWM buck converters. The controller is designed directly from the large-signal bilinear model of the whole system in which some of the converter parameters are submitted to uncertainty. More precisely, the load resistance varies extensively. An adaptive regulator design is then performed, using the backstepping technique, to achieve closed-loop stability, tight output voltage regulation, a fast transient response, an excellent current sharing among modules and a good estimation of load resistance. It is formally shown that the regulator thus obtained actually meets the performances for which it has been designed. The paper is organized as follows: in Section 2, the interleaved synchronous buck converter is described and modeled; Sections 3 and 4 are devoted to the controller theoretical and practical design; the controller stability and tracking performances are illustrated in Section 5. A conclusion and a reference list end the paper. Figure 1 shows the topology of a multiphase synchronous buck converter. It consists of N synchronous buck converters connected in parallel, sharing a common load represented by a pure resistor R which represents the microprocessor load. N degrees is introduced between each channel. The overall current of the converter will then be the addition of N pulsating currents, each with a ) / 360 ( N phase. The ripple frequency of the total current will then be N times the fundamental switching frequency of a single converter. The total current ripple is therefore reduced compared to the current ripple of each converter. For a given current ripple, the interleaved channels allow much smaller and lighter inductances. Figure 2 also defines the control input u of the synchronous buck converter. This variable takes the discrete value 1 = u when switch S1 is on and S2 is off, and 0 = u when switch S1 is off and S2 is on. For simplicity, the ESL of k C is not taken into account (as it only affects the high frequency spike, Berbel et al., 2005) . The current source ( Lk T i i − ) represents the sum of all supplied currents from the other cells. Considering identical inductances and capacitors, one has: Applying the Kirchoff's laws to the circuit of Fig.2 , and using the averaging technique (Krein et al., 1990) yield the following average model of the
PRESENTATION AND MODELLING OF MULTIPHASE SYNCHRONOUS BUCK CONVERTER
where N is the number of the units connected in parallel, 
The function ) (t ζ acts as a perturbation term which is due to the presence of parasitic resistance of capacitors. Furthermore, the function ) (t ζ converges, in steady state, to zero. For simplicity of the regulator design we take 0 ) ( = t ζ in the next subsection.
ADAPTIVE CONTROL DESIGN AND STABILITY ANALYSIS
In the model (2), the load resistance R varies largely. This variations represent the changes that occur when the microprocessor transfer from the sleep mode to the active mode, and vice versa. To cope with such a model uncertainty the controller will be given a learning capacity. More specifically, the controller to be designed should involve an on-line estimation of the unknown parameter
The obtained estimate is denoted θˆ, it follows that
where θ is the estimation error.
Recall that the control objectives are: (i) asymptotic stability of closed loop system, (ii) tight regulation of the voltage 0 v , (iii) fast transient response, proper current sharing, (iv) good estimation of load resistance. To this end, an adaptive nonlinear regulator will be designed using the backstepping approach, (Krstić et al., 1995) .
Adaptive regulator design
The second objective is to enforce the output voltage to track a given reference signal d V despite the system parameter uncertainties. The reference signal and its two first derivatives are assumed to be known, bounded, and piecewise continuous. Following closely the backstepping technique, the controller is designed in two steps.
Step 1. Let us introduce the following tracking error:
Achieving the tracking objective amounts to enforcing the error 1 z to vanish. To this end, the dynamics of 1 z have to be clearly defined. Deriving (6), it follows from (2b) that:
In the above equation, the quantity V along the trajectory of (7) is:
Where we have defined the first regressor function 
The next step is to determine a variation law for each control signal k µ so that the set of errors 1 z and k z 2 (k=1,…,N) vanish asymptotically. But, let us first establish some useful equations. Adding both sides of all equalities (13) yields, using (2d): 
Then, equation (7) becomes, using (12) and (14):
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Step 2. The objective now is to enforce the error variables ( 1 z , k z 2 ) to vanish. To this end, let us first determine the dynamics of k z 2 . Deriving (13) and using (2a), (12) and (15) 
In (17), the actual control inputs are in our disposal. We are finally in the position to design our update law and feedback controls to stabilize the full system, whose state vector is 
where:
is the second tuning function,
is the regressor vector, and
is the error vector.
We choose the control k µ to make the bracketed term in (20) We rewrite (17), using (25), as follows
Finally, from (15), (26), (21) and (22) we obtain the following overall closed-loop system
where z A is a skew symmetric matrix defined as follows 
Stability analysis
The stability of closed-loop system consisting of the controlled system (2) and the regulators (25) will now be analyzed. Using (20) and (26), one gets the following derivative of the Lyapunov functionV :
which shows that the equilibrium 0 ) , ( = θ z is globally asymptotically stable. From LaSalle's Invariance Theorem (Krstić et al., 1995) , it further follows that the state ) , 
On the other hand, in the light of (10), (18) 
and , in particular, we have
The main result of this paper is then summarized in the following theorem
Theorem:
Consider the closed-loop system consisting of a multi-phase interleaved buck converter represented by (2a-b) subject to uncertain load resistor R , and the controller composed of the adaptive control law (25) 
SIMULATION RESULTS
The performances of the proposed adaptive control design are illustrated through simulations. The controlled system is a four phase synchronous buck converter with the characteristics of The experimental bench is described by Fig 3 and is simulated using the MATLAB software. The design parameters are chosen as follows: = and load changes. The changes are carried out between 0.01Ω and 0.05Ω, which corresponds to a variation of the output current from 20A to 100A. As it can be seen, despite the load resistor uncertainty, the controller behavior is satisfactory. It is worth noting that such a good behavior is preserved when facing different variations of the load resistance. This result confirms a tight regulation under uncertainties. Fig. 5 shows an appropriate current sharing between the interleaved inductor currents under load changes. Finally, Fig. 6 illustrates a perfect estimation of uncertain parameter.
CONCLUSIONS
The problem of controlling multiphase synchronous buck converters has been considered. The regulator is obtained from the nonlinear average model (2) using adaptive version of the backstepping approach. It is established, using a formal analysis and a simulation study, that the adaptive regulator thus obtained performs well in presence of changing load. Furthermore, the regulator provides a perfect tracking behavior and an excellent current sharing among modules.
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